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1573 ABSTRACT 
An electrical testing structure and method whereby a 
test structure is fabricated on, e.g., a large scale inte- 
grated circuit wafer along with the circuit components 
and has a van der Pauw cross resistor in conjunction 
with a bridge resistor and a split bridge resistor, the 
latter having two channels each a line width wide, cor- 
responding to the line width of the wafer circuit compo- 
nents, and with the two channels separated by a space 
equal to the line spacing of the wafer circuit compo- 
nents. The testing structure has associated voltage and 
current contact pads arranged in a two by four array for 
conveniently passing currents through the test structure 
and measuring voltages at appropriate points to calcu- 
late the sheet resistance, line width, line spacing, and 
line pitch of the circuit components on the wafer elec- 
trically. 
10 Claims, 9 Drawing Figures 
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one serious drawback in that line spacing could not be 
determined. Thus optical techniques were still required. 
The problems enumerated in the foregoing are not 
intended to be exhaustive, but rather are among many 
SPLIT-CROSS-BRIDGE RESISTOR FOR TESTING 
FOR PROPER FABRICATION OF INTEGRATED 
CIRCUITS 
5 which tend to impair the effectiveness of prior art tech- 
niques and apparatus for testing the fabrication of large- BACKGROUND OF THE INVENTION 
1. Field of the Invention scale integrated circuit components. Other noteworthy 
The present invention relates to the testing of the Problems may also exist; however, those presented 
proper fabrication of circuit components of integrated above should be sufficient to demonstrate that such 
circuits with an electrical testing technique employed l o  techniques and apparatus have not been entirely satis- 
with a testing structure fabricated on the integrated factory. It is therefore a general objective of the present 
circuit along with the fabrication of the remainder of invention to provide an improved method and appara- 
the integrated circuit. tus for determining the proper fabrication of compo- 
nents of large-scale integrated circuit chips. 2. Background of the Invention 
As the circuit density increases in integrated circuit l5 3. Summary of the Invention 
fabrication, in order to attain, e.g., Very Large Scale By fabricating a special conductor pattern on an inte- 
Integration, the widths and spacings of conductors are grated circuit, combining a van der Pauw type cross 
becoming much smaller. Efficient utilization Of the resistor, a bridge resistor, and longitudinally split-bridge 
integrated circuit chip’s “real estate” requires that both resistor accessed by eight probe pads, line spacing, line 
line width and spacing be the minimum possible, under 2o width, line pitch and sheet resistance can be measured in 
the constraints of conductivity and Voltage gradient about one second. The line pitch determination gives 
requirements for efficient operation and long life and the measurement a self-checking capability. Thus fabri- 
reliability. Line widths and spacings are rapidly declin- cation processes can be evaluated and verified directly 
ing into the range of a few n-kxx~~eters. As they aP- and quickly, as can adherence to geometrical layout 
proach the orders of magnitude of the wave length of 25 rules. 
illuminating light beams used in photo processing cur- A pair of conductors has been added to an extension 
rently employed in chip fabrication, the precision of the of the cross-bridge resistor, in accordance with the 
process tends to decline. This decline of precision be- present invention, with appropriate probe pads, to form 
grow smaller. This aspect of integrated circuit chip 30 resistor being extended to form a longitudinally-split- fabrication thus becomes one of the more important bridge resistor. Each element of the split conductor is factors governing both design and fabrication. Measure- 
ment of conductor characteristics as actually fabricated One line width and they are separated by a space 
becomes imperative. The advances in maximizing use of equalling the space width of the integrated circuit com- 
the ,-hip ‘,red have made it impossible in many 35 ponents. It is not essential that both conductors be 
art. that the spacing feature need not be perfectly centered one approach to verifying the accuracy of the chip laterally in the split-bridge resistor. The cross and 
component sizes as fabricated is optical analysis known 40 bridge resistors are preferably as wide as the sum of the 
in the art. This requires at least several minutes of visual three elements of the split conductor, although the cross 
measurement by comparator techniques, and is not resistor could be any size Or shape of a van der PaUW 
readily adaptable to automation or to high-speed pro- construction. BY use of the Proper Probe voltages and 
duction techniques. To partially overcome these draw- equations, complete measurements can be accomplished 
backs, it has previously been suggested by the applicant 45 in about one second. 
with others to use an electrical measuring technique The present invention can be used with various inte- 
employing a cross-bridge resistor, Le., one having a van grated circuits fabricated in any of a number of ways 
der Pauw resistor and a bridge resistor. See, Buehler, well known in the a t ,  e& deposited metal; PolYcrYs- 
M. G., Grant, S .  D., and Thurber, W. R., ‘‘Bridge and t a h e  Silicon layers; Or Junction isolated diffused layers. 
van der Pauw Sheet Resistors for Characterizing the 50 In addition, it could be used, e.!&, with printed circuit 
Line Width of Conducting Layers,” J.  Electrochem. boards and with thick and thin film hybrid substrates, 
Soc., Vol. 125, No. 4 (April 1978), pp. 650-54, the dis- wherein etched metal line widths and spacing are of 
closure of which is hereby incorporated by reference. importance. 
This technique employed a pattern, e.g., in the form of BY calculating the line pitch, that is, the basic modu- 
a cross and bridge, with six larger probe pads connected 55 lar spacing of one line PIUS one space, in accordance 
to appropriate points of the structure, which was fabri- with the present invention, the apparatus and method of 
cated on the wafer along with other circuits as a test the present invention is self-checking. If the measure- 
sample. Since this was processed along with the remain- ments and calculations are properly made, the sum of 
der of the circuits on the wafer, it was an accurate Sam- the calculated line width and spacing must equal the 
ple of the actual circuit conductors. By applying cur- 60 designed line pitch. 
rents and measuring voltages to probe pads arranged in With the application of the eight probes simulta- 
a 2 by 3 configuration, the line width and the sheet neously in a 2 by 4 probe pad array in accordance with 
resistance of the cross-bridge resistor could be deter- the present invention, the measurements and the calcu- 
mined. The measurement was fast, and the determina- lations can be performed in about one second. These 
tion of actual values from the results could be instantly 65 measurements are easily correlated with optical mea- 
accomplished by, e.g., a microprocessor or computer. surements, and with the photomask geometry. Thus the 
Thus the cross-bridge resistor was amenable to high- present invention can be used as a check on processing, 
speed automation techniques. However, it had at least for quality control in production, and for vendor evalu- 
especially as the required a bridge resistor configuration, with the cross-bridge 
cases to rely solely on the precision of the photomask 
geometry used in fabricating the chip as is known in the 
What is required is that the sum Of the width of 
both conductors be two h e  widths wide. This means 
3 
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DETAILED DESCRIPTION OF THE 
PREFERRED EMBODIMENTS OF THE 
INVENTION 
Turning now to FIG. 1, a test structure 20 is shown to 
Contain a cross resistor 22, which iS formed Of a metal 
layer etched on the surface 23 of the integrated Circuit 
chip at the same time as the remainder of the chip com- 
ponents are fabricated on the surface 23. The cross 
These other features and advantages 10 resistor 22 has resistance arm layers 21, 23, 26, 28 ex- 
tending on either side of the resistance layer 21. A volt- 
ductor layer 32 to the terminal end of the arm 26. A 
current contact pad 34 is electrically connected by a 
current contact pad 38 is electrically connected by a 
conductor layer 40 to one end 41 of the resistance layer 
by a conductor layer 44 to the other end of the resis- 
A bridge resistor layer 24 is connected between the 
ation. The design criteria for the structure of the present 
invention are explained in further detail below. 
Examples of the more important features of the pres- 
ent invention have been summarized rather broadly in 
order that the detailed description thereof which fol- 5 
lows can be better understood and the improvement in 
the ad better appreciated. There are, of course, 
tional features of the present invention that will be de- 
scribed herein and which will form the subject of the 
appended 
of the present invention become apparent from the 
companying drawings, wherein like reference numerals 
BRIEF DESCRIPTION OF THE DRAWINGS 
dance with the present invention for evaluating, e.g., 
the line width, line spacing, line pitch and sheet resis- 2o tance layer 23 forming the cross~resistor 22. 
tance of a metal layer fabricated on an integrated circuit 
~ 
detailed description thereof in connection with the ac- age contact pad 30 is electrically connected by a con- 
have been to like and in which: 15 conductor layer 36 to the terminal end ofthe arm 28. A 
shows a sP1it-cross-bridge resistor in actor- 21 and a voltage contact pad 42 is electrically connected 
chip; 
FIG. 2 shows a split-cross-bridge resistor in accor- 
dance with the present invention for evaluating, e.g., 
the line width, line spacing, line pitch and sheet resis- 
tance of an integrated circuit chip fabricated, e.g., by 
either a polycrystalline silicon layer fabrication tech- 
nique or a junction isolated diffused layer fabrication 
technique. In the latter, the layout rule line width and 
line spacing differ from the measured effective values 
due to the lateral diffusion and oxidation steps; 
FIG. 3 is a cross-sectional view of a polycrystalline 
silicon layer and a photomask used for the construction 
of the chip as is known in the art, and with an indication 
of the dimensions capable of being measured and em- 
ployed in the measurements in accordance with the 
present invention; 
FIG. 4a is a cross-sectional view of a diffused layer 
fabrication formed by a uniform oxidation, diffusion, 
oxidation process, and with an indication of dimensions 
useful in the measurements and capable of being mea- 
sured in accordance with the present invention; 
FIG. 46 is a cross-sectional view of a diffused layer 
fabrication formed by a local oxidation, diffusion, oxida- 
tion process, and with an indication of the dimensions 
useful in the measurements and capable of being mea- 
sured in accordance with the present invention; 
FIG. 5 is a graphical illustration of a means for reduc- 
ing error in measuring sheet resistance by use of a cross 
resistor, through proper selection of the ratio of arm 
length to arm width, in accordance with the teachings 
employed in the present invention; 
FIG. 6 shows a graphical representation of a means 
for reducing error in measuring line width introduced 
by the bridge resistor structure in accordance with the 
present invention due to perturbations in the channel 
current flow caused by the presence of voltage tap 
conductors: 
FIG. 7 Shows a Voltage tap model including a resistor 60 the line spacing, line width, line pitch and sheet resis- 
tance of conductors on the Same layer in an integrated model of a portion of the bridge resistor structure used 
with the graph of FIG. 6 and in estimating the region of 
the tap which handles significant current for purposes 
of designing the structure of the present invention; 
density along the bottom edge of a conducting layer 
that abruptly changes in width, for purposes of design- 
ing the structure of the present invention. 
circuit chip using an electrical measurement technique. 
This test structure 20 is capable of use, as is shown by 
FIG. 1 along with FIG. 2 to evaluate such conducting 
FIG. 8 shows a graph used for evaluating current 65 layers as diffused, polycrystaIIine silicon, or metal lay- 
ers found in the manufacture of integrated circuits. 
To illustrate the measurement principle of the present 
invention shown in FIGS. 1 and 2, e.g., the metal layer, 
cross resistor 22 and a split-bridge resistor 45, formed by 
a first channel conductor layer 46 and a second channel 
conductor layer 48 separated by a nonconducting space 
25 50. The sum of the widths W of the two-channel con- 
ductor layers 46, 48 and the width S of the space 50 is 
equal to the width of the bridge resistor 24. The lengths 
of each of the split-bridge resistor 45 channel conductor 
layers 46, 48 are equal. 
A first voltage contact pad 52 and a second voltage 
contact pad 54 are each respectively electrically con- 
nected to the channel conductor layer 46 by electrical 
conductor layers 56 and 58. A third voltage contact 42 
and a fourth voltage contact 60 are each respectively 
35 electrically connected to the bridge resistor 24 by elec- 
trical conductor layers 44 and 62. A current contact pad 
64 is electrically connected to the terminal end of the 
split-bridge resistor 45 by an electrical conductor layer 
66. 
Shown in FIG. 2 is a similar test structure 2 0  to that 
of FIG. 1 which has been fabricated in a chip having, 
e.g., diffused or polycrystalline silicon component lay- 
ers. The cross resistor, bridge resistor, and split-bridge 
resistor portions 22', 24' and 45' are fabricated on the 
45 chip surface 68 in like manner and of the same layer 
construction as the chip components, e.g., diffusion 
layers or polycrystalline silicon layers. The voltage and 
current contact pads remain fabricated of metal on the 
chip surface 68 as in FIG. 1 and have contact areas 70 
50 which electrically connect the contact pads to the con- 
ductors of the test structure 2 0  as it is fabricated on the 
chip surface 68. The contact areas are formed as is well 
known in the art by etching out small openings in the 
appropriate places in an oxide layer (not shown in FIG. 
5 5  2) covering the diffusion or silicon layer 22', 24,  45', 
prior to applying a metal layer to be etched to form the 
current and voltage contact pads. 
Turning again to FIG. 1, a new test structure 20 is 
shown according to the present invention for evaluating 
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The line width is calculated by modifying Eq (3), 
assuming I,=I and L,=L: 
W=R,LI/(2 VJ. (6) 
Finally, line pitch is determined from 
w+s= w b - (  w5/2)=R&1(2vy- vb)/(2vbvs).  (7) 
Thus the split-cross-bridge resistor 20 can be used to 
evaluate four critical parameters of a conducting layer; 
Le., sheet resistance, line width, line spacing, and line 
pitch. 
The present invention enables comparing the line 
widths and spacings of features found on photomasks 
used in fabricating integrated circuit chips and wafers, 
as measured by either the usual visual techniques or the 
electrical technique according to the present invention. 
As the fabrication process proceeds, feature sizes can 
expand or contract due to lateral etching, lateral diffu- 
sion, and the coating of features as is known in the art. 
The present invention uses the following eight parame- 
ters: 
W, S,=respectively, the line width and spacing of a 
feature observed visually on a photomask 80, as 
shown in FIGS. 3 and 4a and b having a glass 
substrate 82 and emulsion regions 84. 
W,, S,=respectively, the line width and spacing of a 
feature observed visually on a fabricated wafer 71 
as shown in FIGS. 3 and 4a and b. 
We, S,=respectively, the line width and spacing of a 
layer 76 shown in FIG. 3 or 78 or 78' shown in, 
respectively, FIGS. 4a and b, measured electrically 
on a fabricated wafer 71. 
Y = the difference in the location of a feature edge, as 
determined from visual measurements, made on 
photomasks 80 and fabricated wafers 71. 
X = the difference in the location of a feature edge, as 
determined from visual and electical measurements 
on fabricated wafers 71. 
The relation among these parameters is shown in 
FIGS. 3 and 4a and b. FIG. 3 illustrates the fabrication 
of a polycrystalline silicon (poly) layer 76 where the 
width of the poly layer 76 is smaller than the feature as 
defined by the emulsion region 84 on the photomask 80. 
The visual width Wv is arbitrarily shown at the base of 
the oxide layer 74, which surrounds the poly layer 76. 
The electrical width We is shown at the midpoint in the 
length of the trapezoid describing the poly layer 76 in 
cross-section. FIG. 4a illustrates the formation of a 
diffused layer 78 by a uniform-oxidation, diffusion, oxi- 
dation process. As illustrated in FIG. 4a, the electrical 
width, We, includes not only the planar portion of the 
diffusion but a fraction of the lateral diffusion region as 
well. 
The mathematical relationship among the eight pa- 
rameters are shown in Table I. The measured quantities 
Wb and W, are shown, along with three derived quanti- 
ties wb-w, (line spacing), w,/2 (line width), and wb 
- WJ2 (line pitch). As can be seen in Table I, We and 
S e  are larger or smaller than W, and Sv or Wp and S, 
depending on the nature of the layer being formed. For 
example, for a diffused layer, We is larger than W, by 
2Y+2X, and S, is smaller than S, by 2Y+2X. Such 
5 
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split-cross-bridge resistor 20 as shown in FIG. 1 will be 
used. It is capable of evaluating, e.g., the line width and 
the line spacing between two metal line layers on the 
integrated circuit chip 23. The split-cross-bridge resis- 
tor 20 is a combination of three structures. The upper 
cross-structure 22 is a cross-resistor which is of a suit- 
able van der Pauw construction. The middle structure is 
a bridge resistor 24 and the lower structure is a split- 
bridge resistor 45. The bridge resistor 24 has a channel 
width of 2W +S, and the split-bridge resistor 45 has two 
channels 46,48, each with a width of W where W is the 
layout rule line width for the integrated circuit compo- 
nents and S is the layout rule line spacing for the inte- 
grated circuit components. The line spacing, S, is deter- 
mined by subtracting the total width of the channels 46, 
48 (W,=2W) from the width of, e.g., the bridge resistor 
24 (Wb=2W +S). It is not required that W and S be the 
layout rule minimum values. They can be any value 
above the minimum, e.g., if it is desired to check, e.g., 
line width or spacing which on the integrated circuit are 
larger than the layout rule minimum. 
The measurement technique of the present invention 
requires three electrical measurements, which are illus- 
trated by the following idealized relationships. These 
relationships are uncorrected for geometrical errors, 
which, as discussed below, can be ignored if the struc- 
ture according to the present invention is constructed 
properly. In the analysis, the sheet resistance, R,, of the 
layers is used, and is calculated from the cross resistor 
22 using the van der Pauw equation as shown in L. J. 
van der Pauw, Philips Res. Rep., Vol. 13, p. 1 (1958) and 
Philips Tech. Rev., Vol. 20, p. 220 (1958): 
Rs= ( Vc/Ic)(n/l  n2) (1) 
where the potential difference, Vc, is the voltage at the 
contact pad 30 less the voltage at the contact pad 42 for 
a current, IC, passed into the contact pad 38 and out of 
the contact pad 34. 
The width of the bridge resistor 24 illustrated in 
FIGS. 1 and 2 is determined from the rectangular resis- 
tor equation: 
Wb=2W+S=RsLdb/Vb (2) 
where the potential difference, Vb, is the voltage at the 
contact pad 42 less the voltage at the contact pad 60 for 
a current, Ib, passed into the current contact pad 38 and 
out of the current contact pad 64. The distance between 
the voltage taps 44 and 62 is Lb, which is the distance 
specified on the photomask. The sheet resistance Rs 
follows from the cross resistor; i.e., Eq (1). The width of 
the split-bridge resistor is determined from 
Ws= 2 W=RsLJs/Vs (3) 
where the potential difference, V, is the voltage at the 
voltage contact pad 52 less the voltage at the voltage 
contact pad 54 for a current, I,, passed into the current 
contact pad 38 and out of the current contact pad 64. 
The distance between the electrical conductors 56,58 of 
the voltage contact pads 52 and 54 is L,. The sheet 
resistance R, follows from the cross resistor; i.e., Eq (1). 
Line spacing is calculated from 
s= wb- ws=R&dbvs-LsIsvb)/( vbvs). (4) 
8 
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discrepancies are significant in manufacturing pro- where E1 is the error. As shown in FIG. 5 when 
cesses. AZ2Wa, where A is the length of the arm, e.g., 21, 23, 
TABLE I 
Comparison of Line widths and Spacings 
MEASURED/DERIVED ELECTRICAL VISUAL PHOTOMASK 
METAL/POLY 
wb = 2w, + se = 2W” f s, - 2x = 2wp f sp - 2Y - 2x 
WS = 2 w e  = 2(W, - 2X) = 2(WP - 2Y - 2X) 
wb - ws = s, = s, + 2 x  = s, + 2Y f 2 x  
W d 2  = we = w, - 2 x  = wp - 2Y - 2 x  
wb - (w&) = w, f s e  = w, +sv = w, +- s, 
WS = we = 2 g v v  + 2X) = 2(WP + 2Y + 2X) 
wb - WI = s, = s, - 2 x  = s, - 2Y - 2x 
W J 2  = we = w, f 2 x  = wp f 2Y + 2 x  
wb - (w&) = we f s e  = w, f s, = wp f s p  
DIFFUSION 
wb = 2We + Se = 2Wv + S y  + 2X = 2Wp + S p  + 2Y + 2X 
The voltage and current contact pads 30, 34, 38, 42, 
52, 54, 60 and 64 of the split cross-bridge resistor 20 are 35 
disposed so that they can be probed with a 2 by N probe 
array where N is an arbitrary positive, integer, for ex- 
ample, as described in M. G. Buehler, “Comprehensive 
Test Patterns with Modular Test Structures: The 2 by N 
Probe-Pad Array Approach,” Solid State Technology, 40 
pp. 89-94 (October 1979), the disclosure of which is 
incorporated herein by reference. As illustrated in 
FIGS. 1 and 2, N=4, and the probe pads 30,34,38,42, 
52, 54, 60 and 64 are 80-micrometer squares separated 
by 80 micrometers. The distances Lb and L, are the 45 
same length (135 micrometers) so that they can be easily 
verified using visual inspection techniques. 
The cross-resistor 22 and 22’ as shown in FIGS. 1 and 
2 is constructed from two equal width rectangles that 
intersect at right angles, one formed by the resistance 50 
arms 21 and 23 and the other by the arms 26 and 28. The 
length of each arm 21,23,26 and 28 of the cross should 
be at least twice the arm 21,23,26 and 28 width for the 
sheet resistance to be calculated accurately from the 
idealized expression of Eq (1). This design rule follows 55 
from a detailed analysis of this cross-resistor structure, 
which is shown in FIG. 5 and described in more detail 
in David, J. M. and Buehler, M. G., “A Numerical 
Analysis of Various Cross Sheet Resistor Test Struc- 
tures,”Solid-State Electronics, Vol. 20, 539-43 (1977). It 60 
will be understood, however, that the cross resistor 22 
or 22’ could be of any of a variety of shapes which 
comport with the van der Pauw characteristics. The R, 
as calculated from Eq (1) is slightly less than the true 
sheet resistance, Rst, as given by 
Ry=R,,(I -El)  (8) 
65 
trically connected. 
The distance between and width of the taps’56 and 
58, which must be maintained for the line width to be 
calculated accurately from the idealized expression for 
the line width is determined from the results of an analy- 
sis of the bridge resistor as presented in FIG. 6. 
This result is based upon the work of P. M. Hall, 
“Resistance Calculations for Thin Film Patterns,” Thin 
Solid Films, Vol. 1, pp. 277-295 (1967-68). Equation 48 
therein indicates that the resistance between the taps of 
a bridge resistor 24 or 24, 46 or 46’ is given by 
R=R,,(L/W) (I-Ez)  (9) 
where the error E2 is 
E2=(2 W”/L)[(D/W) 
tan - ‘(On W)- ln((@/4 W2)+ I)] 
and the idealized width is 
w = (R,,/R)L (W 
and L is the distance between the taps 44 and 62 (Lb) or 
56 and 58 (LJ, W is the width of the conducting chan- 
nel 24 (2W+S) or 46 (W), and D is the width of the tap 
44, 62, 56 or 58. From this expression, the idealized 
width is expressed as: 
w = W,/( I - E2). ( 1 1 )  
This indicates that W’, as calculated from Eq (lob) is 
slightly larger than the true width, Wt. 
The distance between the voltage taps 56, 58 and 44, 
62 was chosen to reduce the error E2 to an acceptable 
amount. In the structure according to the present inven- 
tion an L =  135 micrometers is used for both L b  and L,. 
The width D of the taps 44,62,56, and 58 is taken at the 
layout rule limit to minimize errors. The layout rule 
4,5 16,07 1 
9 10 
value for the line widths of the various layers is listed in 
Table I1 along with the geometrical errors. Where the 
structure of the split-cross-bridge resistor 20 is fabri- 
even in this worst case the error is seen to be less than 5 
one percent. 
width denoted as W”. The analytical expressions for the 
current density J(x) along the longitudinal x-axis are 
cated in a metal layer the error is the worst case. But J(x)=(l +O&/(l+f2f$ (15) 
where f is the ratio of the smaller channel to the larger 
TABLE I1 
Split-Cross-Bridge Resistor 
Layout Rules and Geometrical Errors 
W S 
W D  --Line width Line Spacing wb D 
Layer (micrometers) (micrometers) Lb Wb E26 Ls W E 2  
Metal 1.5 7.5 0.167 0.333 0.003 0.055 1.0 0.0084 
Polycrystalline 5.0 5.0 0.111 0.333 0.002 0.037 1.0 0.006 
Silicon 
Diffusion 5.0 7.5 0.130 0.286 0.002 0.037 1.0 0.006 
m i n  Oxide) 
The length of the voltage taps 56,58, or 44, 62, from 20 
the respective channel 46 or 24 to the respective contact 
pad 52,54 and 42,60, should be at least twice the width 
of the taps 58, 56 or 44, 62 for the line width to be 
calculated accurately from idealized expression for the channel and t is a Darameter as defined below in earn- 
line width, Eq (6). This rule follows from a resistor 25 
model developed for the bridge as shown in FIG. 7. 
Each major area of, e.g., the resistor 46 and taps 56, 58 
is assigned an equivalent resistance that is calculated 
from the rectangular resistor equation. The objective of 
the model is to determine the parameter “g”, which 30 
indicates how much of each of the taps 56, 58 is effec- 
tive in carrying current. The model reveals that 
R =  V/I =R,[(L/W)-E3] (12) 
where 
35 
E3=(D/w)/[l +(W/gD)I. (13) 
The parameter “g” was evaluated by finding a value 
for g that provides a good fit between a plot of E 3  ver- 40 
sus D/W and an analytical expression derived from 
Hall’s Eq. (48): 
E4 = (L/WE2 =(2/ )[(D/w) 
tan- ‘(On W)- 111((@/4 Wz) + l)]. (14) 45 
This equation was derived from conformal mapping 
theory and describes the resistance in the region of the 
taps 56, 58. The result is g=0.18. This result indicates 
that only a small fraction of each of the taps 56, 58 50 
serves to shunt current from the main channel. The 
design rule requires that the length of taps 56, 58 be 
greater than twice the tap width. For this case the 
length of the taps 56, 58 relative to the tap width is 11.1 
times longer than g, which should minimize errors due 55 
to terminating the taps 56, 58. The same analysis would 
apply as to the bridge resistance on 24 or 24‘ and the 
taps 44 and 62, where the value for W in the above Eqs 
(12)-(14) is 2W+S. 
the channel 46 width from a change in the channel 46 
width in order for the line width to be calculated accu- 
rately, from the expression for the idealized line width. 
This follows from an analysis of current flow past a 
discontinuity in the width of the channel 46 as shown in 65 
FIG. 8. What is depicted in the diagram in the upper 
right of FIG. 8 is channel 46 with a width denoted as 
fw“ and one-half of the bridge resistor 24, having a 
The edge of the taps 56, 58 should be located twice 60 
tion 17. The distan’ce along the x-axis is 
where 
t = exp( - 2v). (17) 
These expressions were derived from Hall’s Eqs (40) 
and (41) using the transformation 2 
tanh-1z=Zn[(l+z)/(l -z)], where z is an arbitrary pa- 
rameter. 
The results shown in FIG. 8 indicate that the current 
density settles out in a distance from the channel 46 
discontinuity that is less than twice the channel 46 
width. Thus, e.g., tap 56 is placed at a distance of at least 
twice the width of channel 46 from the discontinuity in 
width between the bridge resistor 24 and channel 46. 
Similarly, e.g., tap 62 is placed at a distance at least 
twice the width of the bridge resistor 24 from the dis- 
continuity in width between the bridge resistor 24 and 
the split-bridge resistor 45 channels 46 and 48. 
Measurement procedures for evaluating the sheet 
resistance and the line width are detailed elsewhere in 
the Buehler et al. and Hall references noted above and 
also in M. G. Buehler and W. R. Thurber, “An Experi- 
mental Study of Various Cross Sheet Resistor Test 
Structures,” J. Electrochem. SOC., Vol. 125, No. 4, pp. 
645-50 (April 1978), the disclosure of which is hereby 
incorporated by reference. These procedures require 
the split-bridge resistor 45 or 45‘ voltage to be measured 
for current flowing in both directions through the chan- 
nel 46. This would appear to eliminate errors intro- 
duced by voltage offsets due to instrumentation errors 
and thermal voltages at switch relays. The elimination 
of this source of error assumes that the current reversal 
is accurate. Also, the cross-resistor 22 should be mea- 
sured as described in the above Buehler and Thurber 
reference. 
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SUMMARY OF THE ADVANTAGES AND 
SCOPE OF THE INVENTION 
It will be appreciated that in constructing a test struc- 
ture in accordance with the present invention and fabri- 5 
cating the same on an integrated circuit chip at the same 
time as the integrated circuit chip components are fabri- 
cated, certain significant advantages are provided. 
The split-cross-bridge resistor of the present inven- 
tion is a new and spatially compact approach to measur- 10 
ing the sheet resistance, line width, line spacing and line 
pitch between various kinds of conducting lines fabri- 
cated on integrated circuit chips quickly and accurately 
using electrical measurement techniques. The necessity 
for using time consuming optical measuring techniques 15 
has been eliminated by the present invention. Measure- 
ments made by visual techniques can be related to the 
electrical measurements of, e.g., line width and spacing. 
For the line width and spacing measurements, the two 
techniques give different results due to lateral diffusions 20 
and the coating of layers. For “line width + spacing” 
measurements the visual and electrical techniques mea- 
sure the same quantity, provided features have not been 
magnified during the photomask and wafer fabrication 
processes. If magnification can be ruled out, then the 25 
electrical measurement of W,+S,can be used to verify 
that the layout rules were fabricated correctly on the 
photomasks. The test structures of the present invention 
enable measuring the sheet resistance, line width, and 
spacing of metal, poly, and diffused layers. The geomet- 30 
rical errors for the test structure according to the pres- 
ent invention are less than 1 percent, enabling the use of 
uncorrected idealized equations. 
The foregoing description of the present invention 
has been directed to a particular preferred embodiment 35 
in accordance with the requirements of the Patent Stat- 
utes and for purposes of explanation and illustration. It 
will be apparent, however, to those skilled in this art 
that many modifications and changes in both the appa- 
ratus and method of the present invention may be made 40 
without departing from the true scope and spirit of the 
present invention. For example, the layout of the ele- 
ments of the present invention has been chosen for 
convenience in fabrication and for compactness of lay- 
out. The precise layout need not be as shown in the 45 
drawings and, indeed, the bridge resistor need not ex- 
tend along a longitudinal axis common to the cross- 
resistor and the split-bridge resistor. It will be further 
apparent that the invention may also be utilized with 
suitable modifications within the skill of the art. These 50 
modifications will be apparent to those skilled in the art, 
for example, the present invention could also be used to 
measure line width and spacing on a printed circuit 
board or on a hybrid substrate, and integrated circuit as 
used in the claims is meant also to include these and 55 
other equivalent types of circuits where line width and 
spacing may be important and can be measured electri- 
cally as described herein. It is the applicant’s intention 
in the following claims to cover all such equivalent 
modifications and variations as come within the true 6 0  
spirit and scope of the inventions. 
What is claimed is: 
1. A tesfing apparatus for testing the accuracy of 
fabrication of circuit components on an integrated cir- 
cuit comprising: 65 
a cross resistor having a first voltage contact pad and 
first and second current contact in electrical 
contact therewith; 
07 1 
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a bridge resistor electrically connected at one and 
thereof to the cross resistor and having first and 
second bridge resistor voltage contact pads in elec- 
trical contact therewith; 
a split-bridge resistor having first and second split 
conductor channels electrically connected to the 
other end of the bridge resistor and having first and 
second split conductor voltage contact pads elec- 
trically connected to the first split conductor chan- 
nel, with the second split conductor channel 
spaced apart from the first; and, 
a current contact pad in electrical contact with the 
junction of the split conductor channels at the end 
thereof remote from the bridge resistor. 
2. The apparatus of claim 1 wherein: 
the cross resistor is formed by first and second inter- 
secting rectangular portions resulting in a central 
portion with four appending portions, each ap- 
pending portion having a length at least twice its 
width. 
3. The apparatus of claim 1 wherein: 
the first and second bridge resistor voltage contact 
pads are each electrically connected to the bridge 
resistor by a tap conducted having a width and a 
centerline axis, with the centerline axis of each of 
the tap conductors spaced apart by a separation 
distance; and wherein, 
the ratio of the width of each of the tap conductors 
and the width of the bridge resistor is selected, in 
conjunction with the ratio of the width of the 
bridge resistor to the separation distance, to reduce 
the measurement error below a selected value. 
4. The apparatus of claim 3 wherein: 
the first and second bridge resistor voltage contact 
taps each having a length at least twice their width. 
5. The apparatus of claim 2 wherein: 
the first and second bridge resistor voltage contact 
pads are each electrically connected to the bridge 
resistor by a tap conductor having a centerline axis; 
and wherein, 
the centerline axis of the first bridge resistor voltage 
contact pad tap is spaced apart from the border of 
the central portion adjacent to the portion of the 
cross resistor in electrical contact with the bridge 
resistor and the centerline axis of the second bridge 
resistor voltage contact pad tap is spaced apart 
from the junction of the split-bridge resistor and 
the bridge resistor, by at least a distance equal to 
twice the width of the bridge resistor. 
6. The apparatus of claim 1 wherein: 
the first and second split-bridge resistor voltage 
contact pads are each electrically connected to the 
split-bridge resistor by, respectively, a first and a 
second split-bridge resistor tap conductor each 
having a width, and with the centerline of each 
split-bridge resistor tap conductor spaced apart by 
a separation distance; and wherein, 
the ratio of the width of each of the first and second 
split-bridge resistor tap conductors and the width 
of the first channel conductor are selected, in con- 
junction with the ratio of the first channel conduc- 
tor width to the separation distance, to reduce 
measurement error below a selected value. 
7. The apparatus of claim 1 wherein: 
the first and second split-bridge resistor voltage 
contact pads are each electrically connected to the 
split-bridge resistor by, respectively, a first and a 
second split-bridge resistor tap conductor having a 
4,516,071 
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width, a length, and a centerline axis wherein the 
length is at least twice the width. 
8. The apparatus of claim 7 wherein: 
the centerline axis of the first split-bridge resistor tap 
conductor is spaced apart from the junction of the 5 
first split conductor channel and bridge resistor 
and the centerline axis of the second split-bridge 
resistor tap conductor is spaced apart from the 
terminal end at the point where the first and second 
split conductor channels are 
member, by at least a distance equal to twice the 
width of the first split conductor channel. 
9. A testing apparatus for testing the accuracy of 
fabrication of circuit components on an integrated cir- 
cuit comprising: 
a first conductor and a second conductor each of 
the fabrication process of the chip, along with the 
circuit components for the integrated circuit, with 20 
the second conductor having a first end and second 
end, and with the first conductor forming two 
extending cross arms, on either side of the second 
conductor at generally the first end of the ~ c o n d  
conductor, and a split-bridge portion contained in 25 
the second conductor at generally the second end 
of the second conductor and spaced apart from but 
electrically connected to the cross-arms by a 
bridge resistor portion of the second conductor, 
the split-bridge portion having first and second 30 
conductor channels separated by a space extending 
between the conductor channels; 
a cross-arm voltage contact electrically connected to 
the extremity of one cross-arm; 
a cross-arm current contact electrically connected to 35 
a first end current contact electrically connected at 
the first end of the second conductor; 
a crosshridge voltage contact electrically connected 
to the second conductor spaced equally apart from 
the center of the Cross formed by the first and 
second conductors as the first end current contact 
is spaced from the center; 
a bridge resistor voltage contact electrically con- 
nected to the bridge resistor portion; 
a first and a second split-bridge voltage contact each 
electrically connected to the first spaced-apart 
conductor channel; and 
a second end current contact electrically connected 
at the second end of the second conductor. 
10. A method of electrically measuring the sheet 
resistance, line width, line spacing, and line pitch of an 
integrated circuit comprising the steps 
der Pauw cross resistor structure; 
employing the sheet resistance, electrically measur- 
ing the width of a bridge resistor having a width 
2W + S, electrically measuring the width of a split- 
bridge resistor having a width 2W; and, 
determining the line spacing from the difference of 
the width measurements of the bridge resistor and 
the split-bridge resistor, determining the line width 
by halving the width value obtained for the split- 
bridge resistor, and determining the line pitch by 
subtracting half the width value obtained from the 
split-bridge resistor from the width value obtained 
from the bridge resistor; and 
validating the correctness of the measurements by 
confirming that the measured line pitch matches 
the designed layout rule line pitch, within accept- 
able tolerance. 
by the end 10 
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width and formed into a cross during electrically the with a van 
the extremity of the other cross-arm; * * * * *  
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